performance sophisticated micro-architecture and RTL design using System Verilog, Verilog or VHDL in reasonable timescales... of memory system interconnect protocols (e.g. AMBA ACE-Lite or AXI) Solid understanding of SystemVerilog Assertions (SVA...
Arm